We are looking for a skilled engineer with strong expertise in Logic Design and RTL coding using Verilog HDL. The ideal candidate will have a solid understanding of debugging techniques and the ability to analyze and resolve Lint, CDC, and RDC issues in design. Experience with constraint generation, timing closure analysis, formal verification, and low power checks using UPF flows is highly desirable. Additionally, familiarity with ECO implementation will be beneficial for this role.