R&D Engineer Ic Design
About The Position
The Network Switch Group at Broadcom has brought some of the most complex and cutting edge networking ASIC's and multi-chip solutions to market. The group develops ASIC's for L2/L3 switching and routing for various market segments. These products support the latest networking protocols and features as well as manage extremely large volumes of traffic in the order of tens of Terabits/sec. These networking ASIC's support a large number of ports and port speeds ranging from tens of Mb/s to hundreds of Gb/s as well as various line interfaces and protocols. You will be responsible for the micro-architecture, design, RTL coding, debugging and synthesis of complex functional blocks in the Traffic Manager / Memory Management Unit used in Broadcom’s market leading network switch products.
Requirements
- BS and 8+ years of related experience or MS and 6+ years of relevant experience
Responsibilities
- High quality micro-architecture and design specifications
- Verilog RTL coding and synthesis
- Testplan reviews, assertions, debugging, code and functional coverage
- Floor plan, timing, congestion resolution with Physical Design team
- Post silicon bring-up, debug, failure analysis
Benefits
- Medical, dental and vision plans
- 401(K) participation including company matching
- Employee Stock Purchase Program (ESPP)
- Employee Assistance Program (EAP)
- company paid holidays
- paid sick leave and vacation time
Stand Out From the Crowd
Upload your resume and get instant feedback on how well it matches this job.
What This Job Offers
Job Type
Full-time
Career Level
Mid Level
Number of Employees
5,001-10,000 employees
