Project Design Lead (EX)

Nexperia•San Jose, CA

1d•Hybrid

About The Position

Project Design Lead, Nexperia USA Inc., San Jose, CA: Design digital logic circuits for integration into mixed-signal integrated circuits (ICs), including finite state machines, control logic, data path components, and interface blocks, based on product requirements and system architecture specifications. Perform static design verification including Lint checking to ensure code quality, Clock Domain Crossing (CDC) analysis to validate synchronization of asynchronous clocks and Reset Domain Crossing (RDC) analysis to confirm correct handling of resets across domains. Analyze simulation, synthesis, and timing reports to validate design quality and correct operation under different process-voltage-temperature (PVT) conditions. Conduct applied research into machine learning (ML) or artificial intelligence (AI) techniques for the purpose of improving digital design and verification flows, including automation of test generation, design space exploration, and bug triage. Translate system and product definition documents into digital architecture, block-level specifications, and micro-architecture definitions, and document digital design implementation details. Generate behavioral models of analog or mixed-signal components using high-level modeling techniques (e.g., SystemVerilog, Verilog-A) to enable mixed-signal simulation and validate digital-analog interaction early in the design process. Build Field Programmable Gate Array (FPGA) prototypes for digital logic emulation, perform functional tests using application-level scenarios, and collaborate with firmware teams for pre-silicon validation and debugging. Participate in post-silicon bring-up by analyzing lab measurements and test data, identifying root causes of issues, comparing silicon behavior with simulation models, and recommending fixes or design changes. Develop scripts, ML models, or AI-based tools to optimize verification workflows, automate debugging tasks, extract features from simulation datasets, and enhance RTL code quality and coverage metrics. Collaborate with cross-functional teams including analog designers, system engineers, software developers, and CAD/methodology engineers to define requirements and integrate AI-enhanced solutions into production design workflows. Full time employment, Monday – Friday, 40 hours per week, $188,760.00 per year.

Requirements

Must have a Master’s degree in Electrical Engineering, Computer Engineering, or a related field and 2 years of experience in digital integrated circuit (IC) design and verification. Alternatively, the employer will accept a Bachelors degree in Electrical Engineering, Computer Engineering, or a related field and 4 years of experience in digital integrated circuit (IC) design and verification.
Experience with digital circuit design and verification for mix-signal chip products
Experience using simulation tools, including Cadence Xcelium, to debug design issues in RTL and analyze RTL code coverage
Experience working in at least one project in verification environment and platform setup
Experience working in at least one project in digital function design
Experience with RTL design using Verilog or SystemVerilog
Experience with static design checks including Lint, CDC, and RDC
Experience with FPGA prototyping and pre-silicon validation
Experience with post-silicon debugging
Experience using AI/ML tools in digital design automation

Responsibilities

Design digital logic circuits for integration into mixed-signal integrated circuits (ICs)
Perform static design verification including Lint checking, Clock Domain Crossing (CDC) analysis and Reset Domain Crossing (RDC) analysis
Analyze simulation, synthesis, and timing reports to validate design quality
Conduct applied research into machine learning (ML) or artificial intelligence (AI) techniques for the purpose of improving digital design and verification flows
Translate system and product definition documents into digital architecture, block-level specifications, and micro-architecture definitions, and document digital design implementation details
Generate behavioral models of analog or mixed-signal components using high-level modeling techniques
Build Field Programmable Gate Array (FPGA) prototypes for digital logic emulation
Participate in post-silicon bring-up by analyzing lab measurements and test data
Develop scripts, ML models, or AI-based tools to optimize verification workflows
Collaborate with cross-functional teams including analog designers, system engineers, software developers, and CAD/methodology engineers to define requirements and integrate AI-enhanced solutions into production design workflows