Principal Systems Design Engineer, HBM

MicronFolsom, CA
1d$162,000 - $344,000

About The Position

Our vision is to transform how the world uses information to enrich life for all . Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Micron Technology’s HBM team in Folsom, California is seeking a highly experienced Custom Layout and High-Speed I/O Design Engineer to help shape the future of memory solutions for AI and high-performance computing. In this role, you will lead full-chip floorplanning, top-level synthesis, and layout development for advanced HBM designs, while architecting high-speed clocking networks and optimizing PLL performance. You’ll collaborate across global engineering teams, guide junior engineers, and contribute to multiple tape-out cycles in a fast-paced, multi-project environment. This is a unique opportunity to work at the forefront of cutting-edge memory technology and make a lasting impact on Micron’s industry-leading HBM product family.

Requirements

  • 10+ years of experience in analog/custom layout design across advanced CMOS nodes (Planar, FinFET).
  • Proficiency in Cadence VLE/VXL and Mentor Graphics Calibre DRC/LVS.
  • Hands-on experience with industry APR tools like Innovus or Fusion Compiler.
  • Strong understanding of analog layout fundamentals and parasitic effects.
  • Proven ability to implement high-quality layouts under complex design constraints.

Nice To Haves

  • Excellent verbal and written communication skills.
  • Strong problem-solving skills in physical verification and debug.
  • Experience supporting multiple tape-outs and working with memory design hierarchies.

Responsibilities

  • Own full-chip floorplanning, design partitioning, and top-level synthesis with multiple hard macro IP blocks.
  • Develop automated high-speed matching routing and ensure timely delivery of high-quality block-level layouts.
  • Perform physical verification (LVS/DRC/Antenna), quality checks, and documentation support.
  • Lead planning, estimation, scheduling, and execution across multiple projects.
  • Guide junior team members in sub-block layout execution and review critical design elements.
  • Collaborate effectively with global engineering teams to ensure layout project success.
  • Understand layout effects on circuit performance (speed, capacitance, power, area).
  • Contribute to project management and cross-functional communication.

Benefits

  • Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future.
  • We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget.
  • Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave.
  • Additionally, Micron benefits include a robust paid time-off program and paid holidays.

Stand Out From the Crowd

Upload your resume and get instant feedback on how well it matches this job.

Upload and Match Resume

What This Job Offers

Job Type

Full-time

Career Level

Principal

Education Level

No Education Listed

Number of Employees

5,001-10,000 employees

© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service