Principal Static Timing Analysis Engineer

Silicon Labs•Austin, TX

1d•Hybrid

About The Position

Silicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. Merging cutting-edge technology into the world’s most highly integrated SoCs, Silicon Labs provides device makers the solutions, support, and ecosystems needed to create advanced edge connectivity applications. Headquartered in Austin, Texas, Silicon Labs has operations in over 16 countries and is the trusted partner for innovative solutions in the smart home, industrial IoT, and smart cities markets. Learn more at www.silabs.com. Principal Static Timing Analysis Engineer Austin, TX This position involves the development of timing constraints and timing closure signoff of low power Wireless SoCs and IP systems. These SoC devices are multi-core, multi-threaded processor subsystems with multi-level cache, capable of supporting multiple wireless protocols and application functionality, such as sensor hub, AI /ML and are specified to exceed best-in-class power targets. These SoCs deploy a complex, deeply gated clock network with many asynchronous clock sources.

Requirements

15+ years in Industry
Bachelor or Master’s degree in Electrical or Computer Engineering
In depth knowledge of the timing closure flow and methodology
Experience in timing constraint development, both functional and test modes (such as scan)
Hands-on experience with static timing tools, such as Tempus or Primetime
In depth knowledge of scripting languages like Perl, Python, Tcl, shell
Knowledge of timing closure modes and corners
Knowledge of low power design methodology (static/dynamic clock gating, power gating, dynamic voltage and frequency scaling)
Knowledge of timing model generation of mixed signal IP
Knowledge of design flows including Lint, CDC, Synthesis, Logic Equivalence, DFT, Place and Route
Knowledge of Verilog and System Verilog
Experience with artificial intelligence (AI) powered tools and technologies used to enhance productivity, analysis, and decision-making

Responsibilities

Develop timing constraints at both the IP and SoC level in collaboration with the designers
Improve or evolve existing static timing analysis flows and methodologies.
Develop required timing signoff criteria, such as aging, on chip variation, and signal integrity
Analyze timing reports using scripting techniques to develop insights and drive rapid timing closure
Collaborate with a global design team to resolve complex static timing issues
Collaborate with a multi-functional team to drive timing closure for mixed-signal IP integration

Benefits

Great medical (Choice of PPO or Consumer Driven Health Plan with HSA), dental and vision plans
Highly competitive salary
401k plan with match and Roth plan option
Equity rewards (RSUs)
Life/AD&D and disability coverage
Flexible spending accounts
Adoption assistance
Back-Up childcare
Additional benefit options (Commuter benefits, Legal benefits, Pet insurance)
Flexible PTO schedule
3 paid volunteer days per year
Charitable contribution match
Tuition reimbursement
Free downtown parking
Onsite gym
Monthly wellness offerings
Free snacks
Monthly company updates with our CEO