Northrop Grumman-posted 3 months ago
$105,400 - $158,000/Yr
Full-time • Senior

At Northrop Grumman, our employees have incredible opportunities to work on revolutionary systems that impact people's lives around the world today, and for generations to come. Our pioneering and inventive spirit has enabled us to be at the forefront of many technological advancements in our nation's history - from the first flight across the Atlantic Ocean, to stealth bombers, to landing on the moon. We look for people who have bold new ideas, courage and a pioneering spirit to join forces to invent the future, and have fun along the way. Our culture thrives on intellectual curiosity, cognitive diversity and bringing your whole self to work — and we have an insatiable drive to do what others think is impossible. Our employees are not only part of history, they're making history.

  • Leading the PDK direction across multiple technologies
  • Interfacing with other foundry roles as a subject matter expert
  • Mentoring PDK/CAD engineers
  • Maintaining documentation and schedules
  • Writing design verification rule files
  • Creating PDK tech files
  • Coding skill based P-Cells
  • Editing/Integrating PDK model files
  • Writing scripts to automate common tasks and improve designer efficiency
  • Reviewing the work of other PDK engineers
  • Maintaining PDK documentation
  • Developing and deploying robust PDK regression and release methodologies
  • Championing the implementation of best practices and task automation
  • Demonstrating capabilities to stakeholders and providing support for any feedback and enhancements
  • Participating in Agile project management workflows to drive projects to the finish line
  • Bachelor’s degree in Science, Technology, Engineering, or Mathematics (STEM) with 5+ years of experience (or Master of Science degree with 3 years, PhD with 0 years) within a related engineering field
  • Experience creating and augmenting IC PDKs for compatibility with microelectronics foundry processes
  • Solid knowledge of the Cadence Virtuoso environment AND DRC/LVS/PEX within Cadence DIVA, Assura or Mentor Graphics Calibre
  • Experience generating scripts (SKILL, Python, PERL, Ocean, Linux Shell, etc.) to provide capabilities within a CAD environment
  • Strong analysis, design and problem solving skills
  • Excellent verbal, written, and interpersonal communication skills
  • Must be willing to work on site 100% of the time
  • This position requires the applicant to be a U.S. citizen
  • Must be able to obtain and maintain a US government security clearance per business requirements
  • Master of Science degree in Science, Technology, Engineering, or Mathematics (STEM) with 3+ years within a related engineering field
  • Semiconductor device modeling experience
  • Knowledge of semiconductor process development, design, manufacturing and testing
  • Experience taking lab measurements on process control monitor (PCM) test structures or interpreting results from automated testing of those structures
  • Experience utilizing the Spectre simulator to verify models match measurements
  • Health insurance coverage
  • Life and disability insurance
  • Savings plan
  • Company paid holidays
  • Paid time off (PTO) for vacation and/or personal business
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service