Principal FPGA Design Engineer

The Charles Stark Draper LaboratoryCambridge, MA
3d$95,000 - $237,500Onsite

About The Position

We are seeking a talented principal engineer to join the digital design team at Draper. The successful candidate will contribute to FPGA development with an emphasis on architecture, design, simulation, and test/support. Candidate must have experience using high level design and simulation tools and be familiar with process flows supporting design and simulation for digital FPGA efforts. Applicant should also be familiar with embedded software development for FPGA SoCs. The ideal candidate will be capable of working independently as well as working and communicating effectively with team members from multiple engineering, program, and customer groups. As a principal member, you will have leadership opportunities and mentoring responsibilities. Preference will be given to candidates with an understanding of hardware security, signal or image processing, filter design and algorithm implementation in hardware. Direct experience with embedded FPGA design is required. Minimum of 3 days/week onsite.

Requirements

  • Proficiency in electronic design, microprocessor or embedded computing.
  • Understanding of design and general computer architecture.
  • Ability to write detailed design specifications.
  • Computer programming and coding abilities.
  • Excellent verbal and written communication skills.
  • Excellent mathematical skills.
  • Excellent organizational skills and attention to detail.
  • Excellent time management skills with the proven ability to meet deadlines.
  • Strong analytical and problem-solving skills.
  • Ability to prioritize tasks.
  • Thorough understanding of engineering theories and procedures.
  • Strong organization, planning, and time management skills to achieve program goals.
  • Fluent in Verilog or VHDL
  • Significant experience in FPGA Design / Development
  • Familiarity with Xilinx Vivado and/or Microsemi Libero
  • Digital simulation using Modelsim/Questa
  • Significant experience with design closure including timing, power, and area for SWaP constrained designs
  • Experience with high speed interfaces like SERDES, PCIe, DDR2/3/4, LVDS
  • Experience implementing digital signal processing algorithms
  • Strong analysis and problem-solving skills
  • Experience with scripting languages
  • Excellent communication and teaming skills
  • Self-starter and a good team player
  • Ability to mentor and willingness to be mentored
  • Experience in hardware design and hands-on lab debug
  • Experience working with FPGA design verification teams
  • Applicants selected for this position will be required to obtain and maintain a government security clearance.
  • Bachelor's degree in Electronic or Electrical Engineering or related field.
  • 7-10 years experience in Electronic or Electrical Engineering or related.

Nice To Haves

  • Master's Degree preferred.
  • Experience with Matlab/Simulink
  • UVM skills (Test and/or Test Bench Development)
  • Preference will be given to candidates with an understanding of hardware security, signal or image processing, filter design and algorithm implementation in hardware.

Responsibilities

  • Translate project and system requirements into well-defined hardware architectures working with cross-functional teams.
  • Design and/or complete instruments including microprocessors, power, and analog components.
  • Innovatively solve issues, drive completion of the project to schedule, and collaboratively work with other technical contributors.
  • Build and test prototypes, debug, and prepare documentation for manufacturing, and support.
  • Research and enable innovative solutions for cutting-edge designs.
  • Engage other engineers and partners to develop reliable, cost effective and solutions for products.
  • Independently drive solutions to complex problems - develop requirements, propose ways forward when customer requirements are unclear or incomplete, and adapt appropriately to changes in requirements.
  • Subject Matter Expert (SME) able to perform advanced architectures and designs for complex ASICs.
  • Involved in business development and proposal activities.
  • Identify program/system-level technical risks and develop and execute mitigation strategies.
  • Manage multi-disciplinary tasks with multiple engineers and effectively communicate status to project leadership and customers.
  • Develop, document, and teach best practices to less experienced engineers.
  • Performs other duties as assigned.

Benefits

  • Our work is very important to us, but so is our life outside of work. Draper supports many programs to improve work-life balance including workplace flexibility, employee clubs ranging from photography to yoga, health and finance workshops, off site social events and discounts to local museums and cultural activities.
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service