Principal Engineer, Infrastructure Hardware

SiTime CorporationSanta Clara, CA
$164,800 - $226,600

About The Position

SiTime is the Precision Timing company. Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT. Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit: www.sitime.com [//www.sitime.com]. Job Summary We are seeking a hands-on Principal Infrastructure Hardware Engineer to architect, design, and deliver system platforms supporting characterization, validation, ATE, and high-volume manufacturing of SiTime products. This is a technical leadership role with no direct reports, ideal for a senior designer who excels at deep technical ownership and cross-functional influence

Requirements

  • MS in Electrical Engineering or equivalent experience
  • 7+ years of hands-on experience designing complex system hardware for high-volume products
  • Proven delivery of hardware from concept through production
  • Deep expertise in board, package, socket, and manufacturing technologies
  • Strong SI/PI, high-speed digital, and mixed-signal design experience
  • Proficiency with OrCAD, Allegro, ADS, HFSS, or equivalent tools
  • Experience working with ODM/OEM partners and external compliance labs

Responsibilities

  • Own end-to-end system hardware design from architecture through production release
  • Define system architecture, schematics, PCB stack-ups, and layout constraints
  • Drive component selection and vendor strategy balancing performance, cost, quality, and supply
  • Lead SI/PI, PDN design and advanced simulations for low-jitter, high-speed interfaces
  • Drive DFM, DFA, and DFT reviews with fabrication and assembly partners
  • Lead hands-on prototype bring-up, debug, and characterization
  • Perform system-level failure analysis and root-cause debug
  • Utilize high-end lab equipment including oscilloscopes and phase-noise analyzers
  • Develop modular, reusable platforms supporting multiple product lines
  • Act as a technical mentor and design reviewer across hardware teams
  • Clearly communicate technical status, risks, and trade-offs to stakeholders

Benefits

  • 401k plan
  • health and wellness that includes medical, dental, vision, life, parental leave, legal services, and time off plans
  • quarterly bonus tied to the achievement of innovation goals
  • equity grants
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service