RTX-posted 2 months ago
$101,000 - $203,000/Yr
Full-time • Senior
Salt Lake City, UT
5,001-10,000 employees
Transportation Equipment Manufacturing

This position is for a motivated Principal Electrical or Computer engineering candidate to be involved in the design, implementation, verification, and integration of a wide variety of high-performance digital ASICs and FPGAs applied to computer graphics, and supporting communication signal processing and information assurance products.

  • Requirements capture, ASIC / FPGA digital architecture and design using RTL, timing closure, verification, and system integration
  • Recommend new tools and practices for continuous improvement in the group's ASIC / FPGA design flow
  • Contribute to engineering estimates for new program pursuits
  • Provide technical leadership for project design teams by breaking down work, planning activities, and reporting status
  • Typically requires a degree in Science, Technology, Engineering or Mathematics (STEM) and minimum 8 years prior relevant experience or an Advanced Degree in a related field and minimum 5 years of experience or in absence of a degree, 12 years of relevant experience
  • Must have or be capable of obtaining a US Department of Defense (DoD) security clearance
  • RTL coding and simulation in Verilog or VHDL
  • Digital circuit architecture, design, resource tradeoffs, timing analysis and timing closure
  • Testbench development for the verification of RTL blocks using System Verilog
  • Proficiency using ASIC and/or FPGA simulation and synthesis tools (e.g. Modelsim, Synplify, Quartus, Vivado, or other FPGA-specific tools)
  • Familiarity with revision control concepts and tools (e.g. Git, Subversion)
  • Ability to work with minimal supervision, team with engineers of a variety of skills and backgrounds, and matrix into projects with aggressive schedules and frequent milestones
  • Strong oral and written communication skills with the ability to document and present one's work and status
  • Familiarity with best practice chip-level verification techniques and languages (e.g. constrained random, functional coverage, SystemVerilog)
  • ASIC / FPGA lab validation with advanced lab equipment
  • Design for Test (DFT) and manufacturability issues
  • Experience with Unix, scripting, C/C++, and/or Perl
  • Medical, dental, and vision insurance
  • Three weeks of vacation for newly hired employees
  • Generous 401(k) plan that includes employer matching funds and separate employer retirement contribution, including a Lifetime Income Strategy option
  • Tuition reimbursement program
  • Student Loan Repayment Program
  • Life insurance and disability coverage
  • Optional coverages you can buy pet insurance, home and auto insurance, additional life and accident insurance, critical illness insurance, group legal, ID theft protection
  • Birth, adoption, parental leave benefits
  • Ovia Health, fertility, and family planning
  • Adoption Assistance
  • Autism Benefit
  • Employee Assistance Plan, including up to 10 free counseling sessions
  • Healthy You Incentives, wellness rewards program
  • Doctor on Demand, virtual doctor visits
  • Bright Horizons, child and elder care services
  • Teladoc Medical Experts, second opinion program
  • Eligible for relocation assistance
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service