Marvell-posted 3 months ago
$146,850 - $220,000/Yr
Full-time • Senior
Santa Clara, CA
5,001-10,000 employees
Computer and Electronic Product Manufacturing

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. In this role you'll be a member of the Data Center Engineering business group. Our group owns the digital design of high performance mixed signal ICs used in high speed interconnects in hyperscaler data centers. These chips implement advanced digital signal processing algorithms and protocol processing to meet demanding performance, speed, power and latency requirements of the interconnects that power the communication in AI clusters.

  • Responsible for micro-architecture design and development of DSP logic.
  • Working with Architects and Verification engineers to deliver develop complex, high performance and timing critical designs through all aspects of the front-end design flow (incl. timing closure and power optimization).
  • Bachelor's degree in Computer Science, Electrical Engineering or related fields and 10+ years of related professional experience.
  • Master's degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5+ years of experience.
  • Strong understanding of Digital Signal Processing, Forward Error Correction codes and physical layer protocols through hands on prior experience.
  • Extensive experience in Verilog/SystemVerilog, Synthesis, STA, low power design, Spyglass and Quality checks of the implemented RTL for LINT, CDC.
  • Hands on experience in scripting language such as Perl/Python.
  • Proven track record of delivering production-quality designs on aggressive development schedules.
  • Domain expertise in 802.3 standards and Serdes design is a plus.
  • Flexible time off
  • 401k
  • Year-end shutdown
  • Floating holidays
  • Paid time off to volunteer
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service