Principal ASIC Verification Engineer

Hewlett Packard Enterprise-posted 2 months ago

$148,000 - $340,500/Yr

Full-time • Senior

San Jose, CA

5,001-10,000 employees

Resume

Match Score

Upload and Match ResumeTrack Jobs with Teal

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.

Own and drive block-level/subsystem/FullChip verification efforts, from creating test plans to achieving comprehensive coverage closure.
Develop, enhance, and maintain advanced UVM verification environments, including agents, sequences, scoreboards, virtual sequences, and register models.
Perform constraint-driven random testing, debug complex SoC designs, and ensure functional coverage and assertion goals are met.
Analyze simulation results using industry-leading simulation tools (e.g., Cadence Xcelium, Synopsys VCS, Mentor Questa) and debug waveforms to validate design functionality.
Collaborate with cross-functional teams to identify and resolve issues, ensuring high-quality ASIC/SoC deliverables.

12+ years of experience in ASIC/SoC verification with a proven track record of owning verification from test plan to coverage closure.
Strong expertise in SystemVerilog and UVM methodology, including developing environments from scratch.
Deep understanding of randomization, constraints, functional coverage, and assertions (SVA).
Hands-on experience in test planning, coverage analysis, and debugging of complex SoC designs.
Proficiency with industry-standard simulation tools (e.g., Cadence Xcelium, Synopsys VCS, Mentor Questa) and waveform debugging.

Experience verifying networking ASICs or router datapath/control blocks, such as packet processing, forwarding engines, or fabric interfaces.
Familiarity with high-speed interconnects, buffers, or scheduling pipelines in large networking SoCs.
Exposure to emulation environments, hardware acceleration, or traffic-model integration.
Knowledge of coverage analytics, regression dashboards, and continuous-integration flows (e.g., Jenkins).
Understanding of low-power (UPF) or formal verification methodologies.
Experience with post-silicon bring-up and debug.
Familiarity with emulation environments and debug flows.

Health & Wellbeing: Comprehensive suite of benefits that supports physical, financial and emotional wellbeing.
Personal & Professional Development: Programs catered to helping you reach any career goals you have.
Unconditional Inclusion: A culture that celebrates individual uniqueness and values varied backgrounds.

Track Jobs with Teal

Job Search Resources

•

AI Resume Builder

•

ASIC Design Engineer Resume Examples

•

Cover Letter Examples

Principal ASIC Verification Engineer

Job Search Resources

Tools

Career Hubs

Guides

Company