Cornelis Networks, Inc.-posted 2 months ago
Full-time • Senior
Radnor Township, PA
101-250 employees

Cornelis Networks is hiring a Principal ASIC Verification Engineer with advanced skills and knowledge in key areas required to verify world-class SoCs to be deployed in high performance computing, high performance data analytics, and artificial intelligence interconnect solutions. As a member of the ASIC leadership team with hands-on technical experience, you will be responsible for the verification closure of entire projects, including design modules, sub-systems, and SoCs. You will drive a wide range of activities including test-planning, UVM based testbench development, regression and coverage closure. You will have the opportunity to partner and collaborate with ASIC design, emulation, system hardware and post-silicon teams and help create a first-pass silicon success.

  • Define overall SOC level verification strategy, technical planning, direction
  • Enable and drive the development of UVM environments to verify RTL at block, unit, and SoC levels
  • Develop and execute functional tests according to verification test plans
  • Instrument TB for functional and code coverage and drive to closure based on the coverage metrics
  • Collaborate with cross-functional teams like design, software, emulation and silicon validation teams towards ensuring the highest design quality
  • Day-to-day guidance and leadership of team members
  • Driving results via mentoring, coaching, and counseling
  • Education of team in the use of AI tools to enhance productivity and efficiencies
  • Generation and enforcement of coding and verification guidelines
  • 10 + years of experience with hands-on experience with writing code using UVM/System Verilog
  • Verification for complex SoCs that include multiple clock and reset domains, using VCS or equivalent simulation tools
  • Debugging fails to the line of RTL, closing out bug fixes, using Verdi or equivalent debug tools
  • Experience in ground up testbench development
  • Experience with revision control systems like Git or SVN etc.
  • B.S. Degree in Computer Engineering, Computer Science, or Electrical Engineering
  • M.S. Degree in Computer Engineering, Computer Science, or Electrical Engineering
  • 15 + years of relevant experience in networking hardware verification, proven expertise in verifying 50G, 100G, 400G Ethernet MAC/PCS protocols, TCP/IP, RDMA/RoCE, IPSec. and their application in high-speed data processing/networking
  • One or more scripting languages (TCL, Python, Perl, Shell-scripting)
  • Track record of first-pass success in ASIC and Systems
  • Competitive compensation package that includes equity, cash, and incentives
  • Health and retirement benefits
  • Medical, dental, and vision coverage
  • Disability and life insurance
  • Dependent care flexible spending account
  • Accidental injury insurance
  • Pet insurance
  • Generous paid holidays
  • 401(k) with company match
  • Open Time Off (OTO) for regular full-time exempt employees
  • Sick time, bonding leave, and pregnancy disability leave
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service