Power UPF Methodology Engineer
About The Position
Imagine yourself at the center of our SOC design effort, collaborating with all fields, playing a strategic role of getting functional products to millions of customers quickly. You will have the opportunity to integrate and come-up with new insights, as well as work with a team of hardworking engineers. The main responsibility of this role is to develop and support transistor level power ERC sign-off for digital and mixed signal designs, drive power ERC sign-off at full-chip level, drive UPF implementation and verification for mobile SOCs and make current power sign-off flow more robust and expand power sign-off methodology for next generation mobile products, including: - Drive Mixed signal IP power ERC and power intent verification. - Drive coverage of power intent across static and dynamic checking methodologies. - Define and develop power ERC framework for new projects. - Bring up power intent checking flows on new projects. - Drive power intent & power ERC sign-off for tape-out. - Liaison with CAD and physical design verification team for debugging any power ERC and power intent flow issues.
Requirements
- A minimum of a bachelor's degree in relevant field
- A minimum of 3 years of relevant industry experience
Nice To Haves
- Experience in ASIC design methodology and an emphasis on power definition
- Experience in ASIC design flows and custom IP design flows
- Familiar with Caliber based ERC flows
- Familiar with power intent definition, implementation and verification flows
- Knowledge of scripting languages like, Tcl, Perl and Python
- Familiar with of power analysis and optimization methods
- Familiar with entire RTL2GDS flow (RTL sim (VCS), equivalence, synthesis, P&R, intent checking)
- Strong communication skills are a pre-requisite as you will collaborate with a lot of different groups
Responsibilities
- Develop and support transistor level power ERC sign-off for digital and mixed signal designs
- Drive power ERC sign-off at full-chip level
- Drive UPF implementation and verification for mobile SOCs
- Make current power sign-off flow more robust and expand power sign-off methodology for next generation mobile products
- Drive Mixed signal IP power ERC and power intent verification
- Drive coverage of power intent across static and dynamic checking methodologies
- Define and develop power ERC framework for new projects
- Bring up power intent checking flows on new projects
- Drive power intent & power ERC sign-off for tape-out
- Liaison with CAD and physical design verification team for debugging any power ERC and power intent flow issues
Stand Out From the Crowd
Upload your resume and get instant feedback on how well it matches this job.
What This Job Offers
Job Type
Full-time
Career Level
Mid Level
