Physical Design Engineer

BroadcomSan Jose, CA
4d

About The Position

Broadcom is looking for a senior level ASIC physical design engineer. In this highly visible role, you will be contributing to SerDes connectivity ASICs for highly integrated data center products.

Requirements

  • MS in Electrical Engineering or Computer Engineering with 10+ years of experience in Physical design.
  • Deep knowledge about industry standards in Physical Design, Physical aware synthesis, Floorplanning, CTS and place and route.
  • Experience in developing and implementing Power-grid and high speed clock constraints and specification.
  • Good understanding of physical design verification methodology to debug LVS/DRC issues at the chip and block level.
  • Experience with CDC, static timing analysis methodologies and relevant tools.
  • Exposure to SDF annotated simulations with good understanding of parasitic delays.
  • Understanding and experience of mixed signal environments is a must.
  • Candidates must be familiar with Virtuoso, Caliber & Redhawk (power analysis) tools.
  • Good understanding of design tape-out to foundries and solid understanding of supply chain for IC Product development.
  • Scripting experience with Perl, Python, tcl, shell and drive to automate flows

Nice To Haves

  • Understanding of backend Cadence tools.
  • Deep understanding of Signal Integrity and Power Integrity for High Speed designs.
  • Proactive, collaborative and creative approach to innovation, technical development and consensus facilitation to influence optimal project results.
  • Excellent time and task management, and interpersonal skills.

Benefits

  • Medical, dental and vision plans
  • 401(K) participation including company matching
  • Employee Stock Purchase Program (ESPP)
  • Employee Assistance Program (EAP)
  • company paid holidays
  • paid sick leave and vacation time
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service