PCIe Senior/Lead Software Engineer

Arista NetworksAustin, TX
Onsite

About The Position

Arista Networks is an industry leader in data-driven, client-to-cloud networking for large data center, campus and routing environments. The company is recognized for its relentless pursuit of innovation, leveraging advancements in cloud computing, artificial intelligence, and software-defined networking to provide clients with a competitive edge. Arista's solutions are designed to meet current demands and adapt to future challenges. The company values diversity of thought and fosters an inclusive environment to drive creativity and innovation, having received awards such as Best Engineering Team, Best Company for Diversity, Compensation, and Work-Life Balance. Arista maintains high standards of quality and performance. The Platform team operates at the intersection of hardware and software, building the foundation for networking ASICs and supporting infrastructure. PCIe software engineers on this team are responsible for writing code that manages high-speed communication between hardware components in switches. They collaborate with hardware, diagnostics, and other software engineers to maximize bandwidth and improve reliability on PCIe links.

Requirements

  • Strong engineering and Computer Science fundamentals
  • 8+ years fluency in C or C++
  • Solid understanding of PCIe hardware and software drivers
  • Experience with PCIe switches
  • Significant hands-on experience diagnosing problems, troubleshooting issues, and fixing bugs in low-level firmware

Nice To Haves

  • Python experience an added bonus
  • PCIe state machine, ltssm, tlp, credit flow control knowledge a plus

Responsibilities

  • Bringing up pcie links on new hardware designs
  • Tuning pcie parameters on root ports, bridges, and end points
  • Modifying the linux pci drivers and virtual memory allocation
  • Using AER and DPC to improve error visibility and resiliency
  • Developing userspace software that mediate between networking ASICs, FPGAs, and PCIe bridges.
  • Measuring hardware read and write performance
  • Develop automated tests using C, C++ and Python to validate your features.

Benefits

  • Diversity programs
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service