Northrop Grumman-posted 4 months ago

At Northrop Grumman, our employees have incredible opportunities to work on revolutionary systems that impact people's lives around the world today, and for generations to come. Our pioneering and inventive spirit has enabled us to be at the forefront of many technological advancements in our nation's history - from the first flight across the Atlantic Ocean, to stealth bombers, to landing on the moon. We look for people who have bold new ideas, courage and a pioneering spirit to join forces to invent the future, and have fun along the way. Our culture thrives on intellectual curiosity, cognitive diversity and bringing your whole self to work — and we have an insatiable drive to do what others think is impossible. Our employees are not only part of history, they're making history. Northrop Grumman Mission Systems is a trusted provider of mission-enabling solutions for global security. Our Engineering and Sciences (E&S) organization pushes the boundaries of innovation, redefines engineering capabilities, and drives advances in various sciences. Our team is chartered with providing the skills, innovative technologies to develop, design, produce and sustain optimized product lines across the sector while providing a decisive advantage to the warfighter. Come be a part of our mission! Northrop Grumman Mission Systems (NGMS) is seeking a Digital Engineering Manager 2 to support our growing engineering team in advanced technology development programs.

  • Lead a team of engineers in management role.
  • Conduct goal planning, performance evaluations, merit budgeting, Monthly 1:1 and Quarterly feedback with each employee.
  • Cultivate an inclusive and engaging workplace.
  • Ensure employees’ work life balance is appropriate.
  • Support staffing and recruiting needs as required.
  • Work with peers and leads in building strategies to address critical skills pipeline leveraging individual expertise and training opportunities.
  • Develop appropriate technical training/work options; and improve team performance.
  • Execute in a direct technical contributor or technical leadership role.
  • Partner with program management and engineering leads to establish and maintain methods for program execution, tracking metrics, communication and continuous improvement.
  • Create, update, and maintain Digital engineering processes and procedures to ensure compliance with industry and company standards, requirements, and best practices.
  • Provide technical guidance related to process and training to staff.
  • Conduct weekly flow down meetings with assigned staff.
  • Attend weekly flow-down meetings with the Department Manager and monthly all manager meetings.
  • Bachelor’s degree in Science, Technology, Engineering, or Mathematics (STEM) with 8+ years of relevant experience; Master of Science degree in STEM related field with 6+ years of relevant technical experience; PhD in STEM related field with 4+ years of relevant experience.
  • Experience working in a fast-paced environment where multiple projects are being developed and deployed simultaneously.
  • Demonstrated success working well within a team environment and adapting quickly to change.
  • Experience with industry standard FPGA design implementation tools for IP integration, PnR, CDC such as Xilinx Vivado, Intel Quartus, and QuestaSim.
  • Working knowledge of full product life cycle (requirements, design, implementation and test) of FPGA Design and/or ASIC Design.
  • Knowledge of System Verilog, Verilog and/or VHDL.
  • Time management skills and a proven ability to follow through with commitments.
  • Strong written, oral communication, and organizational skills.
  • This position requires the applicant to be a U.S. Citizen.
  • Ability to obtain and maintain the necessary US Government security clearance per customers’ requirements.
  • Master’s degree in STEM, Engineering Leadership, or equivalent.
  • 9+ years of experience in a multi-disciplined science/engineering environment.
  • Strong leadership qualities, including excellent communication and collaboration, team engagement, and organizational skills.
  • Familiarity with Xilinx and Intel FPGA technology.
  • Familiarity with Agile methodologies (JIRA, Confluence).
  • Experience with industry standard ASIC front-end design tools for synthesis, LEC, CDC.
  • Experience with Verification IP integration and/or development.
  • Experience with a coverage-driven verification methodology from planning through closure.
  • Experience with STA constraints generation and timing closure.
  • Experience as an IPT lead, functional lead, or leadership in the military.
  • Active U.S. government security clearance.
  • Health insurance coverage
  • Life and disability insurance
  • Savings plan
  • Company paid holidays
  • Paid time off (PTO) for vacation and/or personal business
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service