Logic Design Engineer

Solidigm • Rancho Cordova, CA

5d • $105,440 - $164,800 • Hybrid

About The Position

Join Solidigm’s visionary Design Engineering Team as a 3D NAND Logic Design Engineer and help shape the future of memory technology. Job responsibilities include, but not limited to:

Requirements

• MS in electrical or computer engineering with 5+ years of experience, or BS with 7+ years of experience
• Hands‑on experience with micro‑controller architecture, instruction sets, and compilers, with the ability to design, implement, and debug micro‑code for memory control algorithms (read, program, erase, initialization, power‑on sequences)
• Proven expertise in Verilog and SystemVerilog, with deep understanding of ASIC design flow: RTL design, logic synthesis, STA, ECO
• Strong background in design verification tools and automation scripting

Nice To Haves

• Prior experience in 3D NAND Flash Memory logic design is a plus
• Ability to work independently across pre- and post-silicon debug cycles

Responsibilities

• Develop and optimize microcode-based 3D NAND algorithms (read, program, erase, power-on) using proprietary instruction sets and compilers
• Define micro-architecture specifications, implement RTL in SystemVerilog, generate synthesis netlists with appropriate constraints, perform static timing analysis, resolve violations, implement ECOs, and drive design sign-off
• Collaborate with pre-silicon verification teams to build unit-level test benches, implement SystemVerilog Assertions (SVAs), run full-chip RTL and gate-level simulation (GLS) regressions, and ensure functional and code coverage for various read-window-budget and customer features
• Review pre-silicon analog and mixed signal (AMS) simulations and post-silicon microprobe waveforms to conduct power & performance modeling and ensure the functionality of various digital & analog blocks
• Partner with product engineering and technology development teams to define Read-Window-Budget (RWB) features and develop Design for Testability (DFT) methods that reduce test time and cost while improving quality
• Support post-silicon debug and failure analysis across multiple configurations

What This Job Offers

• Job Type: Full-time
• Career Level: Mid Level
• Number of Employees: 101-250 employees