FPGA Verification Engineer

UST-posted about 2 months ago

Full-time • Mid Level

Mountain View, CA

5,001-10,000 employees

Resume

Match Score

Upload and Match ResumeTrack Jobs with Teal

FPGA Verification Engineer Technical Lead II - VLSI Who We Are: Born digital, UST transforms lives through the power of technology. We walk alongside our clients and partners, embedding innovation and agility into everything they do. We help them create transformative experiences and human-centered solutions for a better world. UST is a mission-driven group of 29,000+ practical problem solvers and creative thinkers in more than 30 countries. Our entrepreneurial teams are empowered to innovate, act nimbly, and create a lasting and sustainable impact for our clients, their customers, and the communities in which we live. With us, you'll create a boundless impact that transforms your career—and the lives of people across the world. You Are: We are seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team. In this role, you will be responsible for the verification of complex FPGA designs, ensuring their functionality, performance, and reliability. You will work closely with design engineers to develop and execute verification plans, identify and debug issues, and contribute to the overall quality of our products. This position description identifies the responsibilities and tasks typically associated with the performance of the position. Other relevant essential functions may be required. What we believe: We proudly embrace the values that have shaped UST since day one. We build our culture of Humility, Humanity, and Integrity. These values inspire us to nurture a people-first, human centric culture that fosters belonging, prioritizes sustainable solutions, and keeps our people and clients at the forefront of all decisions. Humility: We will listen, learn, be empathetic and help selflessly in our interactions with everyone. Humanity: Through business, we will better the lives of those less fortunate than ourselves. Integrity: We honor our commitments and act with responsibility in all our relationships. Equal Employment Opportunity Statement UST is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, status as a protected veteran, or any other applicable characteristics protected by law. We will consider qualified applicants with arrest or conviction records in accordance with state and local laws and “fair chance” ordinances. UST reserves the right to periodically redefine your roles and responsibilities based on the requirements of the organization and/or your performance.

Develop and execute comprehensive verification plans for FPGA designs.
Create and maintain test benches using industry-standard verification methodologies (e.g., UVM, SystemVerilog).
Write and debug test cases to verify functionality, performance, and corner cases.
Perform code coverage and functional coverage analysis.
Identify and debug issues, working closely with design engineers to resolve them.
Document verification results and provide clear and concise reports.
Participate in design reviews and contribute to the overall verification strategy.
Stay up-to-date with the latest verification methodologies and tools.

Strong understanding of FPGA design principles and architectures.
Proficiency in SystemVerilog and UVM verification methodology.
Experience with industry-standard verification tools (e.g., QuestaSim, Synopsys VCS).
Knowledge of code coverage and functional coverage analysis.
Excellent debugging and problem-solving skills.
Strong communication and collaboration skills.
Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
3+ years of experience in FPGA verification.
Experience with scripting languages (e.g., Python, Perl).
Familiarity with hardware description languages (e.g., VHDL, Verilog).
FPGA,RTL, UVM, system Verilog , VHDL, Verilog.

Full-time, regular employees accrue a minimum of 10 days of paid vacation per year, receive 6 days of paid sick leave each year (pro-rated for new hires throughout the year), 10 paid holidays, and are eligible for paid bereavement leave and jury duty. They are eligible to participate in the Company's 401(k) Retirement Plan with employer matching. They and their dependents residing in the US are eligible for medical, dental, and vision insurance, as well as the following Company-paid Employee Only benefits: basic life insurance, accidental death and disability insurance, and short- and long-term disability benefits. Regular employees may purchase additional voluntary short-term disability benefits, and participate in a Health Savings Account (HSA) as well as a Flexible Spending Account (FSA) for healthcare, dependent child care, and/or commuting expenses as allowable under IRS guidelines. Benefits offerings vary in Puerto Rico.
Part-time employees receive 6 days of paid sick leave each year (pro-rated for new hires throughout the year) and are eligible to participate in the Company's 401(k) Retirement Plan with employer matching.
Full-time temporary employees receive 6 days of paid sick leave each year (pro-rated for new hires throughout the year) and are eligible to participate in the Company's 401(k) program with employer matching. They and their dependents residing in the US are eligible for medical, dental, and vision insurance.
Part-time temporary employees receive 6 days of paid sick leave each year (pro-rated for new hires throughout the year).
All US employees who work in a state or locality with more generous paid sick leave benefits than specified here will receive the benefit of those sick leave laws.
Compensation range: $ 101,000.00 to 152,000.00 per year

Track Jobs with Teal

Job Search Resources

•

AI Resume Builder

•

FPGA Engineer Resume Examples

•

Cover Letter Examples

FPGA Verification Engineer

Job Search Resources

Tools

Career Hubs

Guides

Company