AMDposted 28 days ago
$171,200 - $256,800/Yr
Folsom, CA
Computer and Electronic Product Manufacturing

About the position

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. AMD together we advance.

Responsibilities

  • Analyze complex digital design problems and propose architecture/micro-architecture solutions
  • Develop Firmware and Firmware validation
  • Develop Verilog RTL and Functional Behavioral Models
  • Drive/develop ASIC design flows and scripts
  • Create Firmware architecture
  • Create microarchitecture specifications
  • Work with the Design Verification team to ensure functional correctness
  • Work with the Physical Design team to ensure proper implementation of the design along with timing closure
  • Deliver improvements, optimization, and power-saving enhancements
  • Support silicon bring-up and diagnostics
  • Support Post-silicon debug, root cause bug, provide solution or workaround

Requirements

  • Excellent analytical and critical thinking skills along with attention to details
  • Must be an initiative-taker, able to drive tasks independently and efficiently to completion
  • Strong/effective communication skills
  • Enthusiastic team-first mentality
  • Ability to provide mentorship and guidance to junior engineers

Nice-to-haves

  • Proven experience in analog mixed-signal design from specification to successful silicon
  • Experience in high-speed interfaces such as DDR, GDDR, HBM, and high-speed SERDES
  • Experience in designs with multiple power domains
  • Experience in designs with multiple clock domains
  • Experience in behavior modeling for Analog Circuits
  • Experience in industry-standard ASIC CAD tools for simulation, synthesis, STA, CDC, UPF, power estimation, etc.
  • Experience in C++
  • Strong progressive experience in RTL Design
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service