Hudson River Trading-posted 8 months ago
$200,000 - $250,000/Yr
Mid Level
Boulder, CO

The Hardware team at Hudson River Trading (HRT) creates high performance compute engines using FPGA and ASIC technology to drive low latency trading decisions on global markets. We build custom solutions across the spectrum of speed and smarts: from bespoke circuits to world-class machine learning accelerators. FPGAs and ASICs are critical pieces of our technology stack. We are looking for talented hardware developers to architect and design complex systems on a highly collaborative global team. In this role, you'll identify efficient ways to perform on-the-fly transformations of market data and implement models with complex data structures in RTL. Deep knowledge of SystemVerilog, FPGA internals and/or ASIC primitives, computer architecture, and vendor tool suites are essential to succeeding in this role. Expertise in networking protocols, CPU design, and/or machine learning accelerators is a big plus. No financial experience is necessary.

  • Collaborate with a cross-functional team to develop and deploy custom FPGA and/or ASIC solutions for a wide range of trading applications
  • Investigate new technologies and tools
  • Contribute to a nimble hardware development tech stack
  • Ability to describe hardware designs at a high level, low level, or anywhere in between
  • Brilliant design, optimization, debugging and problem solving skills
  • Professional experience (2+ years) in RTL design for FPGA or ASIC
  • Expert SystemVerilog development skills with a thorough understanding of the language
  • Expert on low level FPGA or ASIC architectures, with a deep understanding of what makes them 'tick'
  • Skilled in network communications, processing pipelines, and/or machine learning
  • Working knowledge of Python and/or C++
  • Comfortable in a Linux environment
  • Strong verification experience
  • Familiarity with AMD Vivado is a plus
  • A bachelor’s degree in computer science, electrical engineering, or a related field
  • Expertise in networking protocols
  • CPU design
  • Machine learning accelerators
  • Discretionary performance-based bonuses
  • Competitive benefits package
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service