Engineer I- Parametric (Parametric Test)

Microchip Technology Inc.Chandler, AZ
3d

About The Position

Description: Parametric Test Sustaining Engineer Summary: In this role at Microchip Technology, Parametric Test Engineers (aka WAT, E-Test) ensure the quality, reliability, and manufacturability of silicon wafers through the development, execution, and validation of parametric test results on wafer test chips. The Parametric Test engineer serves as the primary developer of test programs, as well as delivering results to Yield, Device, and back-end engineering teams. Key Responsibilities Duties: Bring up new parametric test programs. Perform tester-to-tester correlation, ensuring consistency across test platforms, probe cards, software versions, and hardware revisions. Identify root cause of mismatch between testers, including HW calibration, and test algorithms. Set up and maintain wafer test patterns on both probers and testers. Emphasis: Manufacturing First-Response Support (sustaining) Serve as the primary day-shift responder for parametric test issues, including electrical shifts, test result anomalies, probe card misbehavior, and tester faults. Create and execute relevant debug programs to conduct test experiments to resolve the above. Communicate root cause hypotheses, containment actions, and experiment results to fellow Yield, Device, and Parametric Test engineers.

Requirements

  • BS in Electrical Engineering, Computer Engineering, Materials Science, Physics, or related field.
  • 0-3 years of professional experience.
  • Hands-on experience with parametric test platforms (e.g., Keysight/Agilent, Keithley, HP, or equivalent).
  • Strong understanding of semiconductor device physics, parametric test methodology, and electrical measurement techniques.
  • Ability to analyze large datasets and identify drift, outlier signatures, or tester-induced variation.
  • Strong documentation, communication, and cross-team collaboration skills.

Nice To Haves

  • Experience bringing up or maintaining semiconductor test programs.
  • Familiarity with Python, JMP, SQL, MATLAB, or similar analysis tools.
  • Experience in high-volume semiconductor manufacturing environments.
  • Programming skills in C/C++ and Java
  • Device layout experience, including working knowledge of layout rules, electrical structure design, and CAD tools.
  • Understanding of design-for-test concepts and mask/reticle layout methodologies.
  • Experience with probe card behavior, cleaning cycles, and contact reliability optimization.
  • Excellent analytical and troubleshooting instincts.
  • Ability to prioritize multiple tasks in a fast-paced production environment.
  • Clear communicator with strong teamwork skills.

Responsibilities

  • Bring up new parametric test programs.
  • Perform tester-to-tester correlation, ensuring consistency across test platforms, probe cards, software versions, and hardware revisions.
  • Identify root cause of mismatch between testers, including HW calibration, and test algorithms.
  • Set up and maintain wafer test patterns on both probers and testers.
  • Serve as the primary day-shift responder for parametric test issues, including electrical shifts, test result anomalies, probe card misbehavior, and tester faults.
  • Create and execute relevant debug programs to conduct test experiments to resolve the above.
  • Communicate root cause hypotheses, containment actions, and experiment results to fellow Yield, Device, and Parametric Test engineers.

Benefits

  • We offer a total compensation package that ranks among the best in the industry.
  • It consists of competitive base pay, restricted stock units, and quarterly bonus payments.
  • In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading ESPP program with a 2 year look back feature.
  • Find more information about all our benefits at the link below: Benefits of working at Microchip
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service