The position involves developing advanced algorithms and architecture for high-speed electrical/optical SerDes. The candidate will model the algorithm in Matlab, Python, or C++ for performance evaluation and optimize the algorithm and architecture for power, performance, and area (PPA). Responsibilities also include supporting bit-true cycle-true modeling, design verification, and post-silicon validation, as well as collaborating with worldwide design teams.