DVT Engineer (Board + System Validation)

Cerebras SystemsSunnyvale, CA
12h$150,000 - $250,000Onsite

About The Position

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. Our novel wafer-scale architecture provides the AI compute power of dozens of GPUs on a single chip, with the programming simplicity of a single device. This approach allows Cerebras to deliver industry-leading training and inference speeds and empowers machine learning users to effortlessly run large-scale ML applications, without the hassle of managing hundreds of GPUs or TPUs. Cerebras' current customers include top model labs, global enterprises, and cutting-edge AI-native startups. OpenAI recently announced a multi-year partnership with Cerebras, to deploy 750 megawatts of scale, transforming key workloads with ultra high-speed inference. Thanks to the groundbreaking wafer-scale architecture, Cerebras Inference offers the fastest Generative AI inference solution in the world, over 10 times faster than GPU-based hyperscale cloud inference services. This order of magnitude increase in speed is transforming the user experience of AI applications, unlocking real-time iteration and increasing intelligence via additional agentic computation. Role Summary: We are looking for a hands-on DVT Engineer to execute Design Validation Test (DVT) at both the board/subassembly level and the system level, working closely with a Principal DVT Technical Lead. You will help build repeatable test setups, execute validation plans, debug failures, and drive issues to closure with cross-functional design teams. The work spans high-power power-delivery hardware, high-speed I/O, and complex electro-mechanical systems (thermal/cooling/optics interfaces).

Requirements

  • BS (or MS) in Electrical Engineering, Computer Engineering, or equivalent practical experience.
  • 3–8+ years of hands-on hardware validation / DVT / bring-up experience on complex boards and/or systems.
  • Experience validating power delivery behavior (sequencing, margining, droop/ripple/noise) and debugging related failures.
  • Experience with high-speed I/O bring-up/validation (PCIe/Ethernet-class links) and methodical debug practices.
  • Strong lab skills with standard measurement equipment (scopes, DMMs, power supplies/analyzers, DC electronic loads).
  • Clear written communication for test plans/procedures, results reporting, and bug/issue documentation.

Nice To Haves

  • Experience with modular/rack-level or liquid-cooled systems and validation in environmental chambers.
  • Experience collaborating with diagnostics/software teams to integrate test automation and logging into validation workflows.
  • Familiarity with compliance or pre-compliance support (e.g., assisting with test readiness and data capture).
  • Comfort working across electrical + mechanical boundaries (thermal constraints, cooling loop behaviors, optics or interconnect considerations).

Responsibilities

  • Execute bring-up and validation for complex PCBAs and subassemblies using documented test plans and procedures.
  • Validate power-up/down sequences and power delivery behavior, including DC IR drop and AC noise/ripple characterization and rail margining.
  • Validate clocking and high-speed I/O links at the board and interconnect level (connectors/cables), and assist with SI-related debug.
  • Validate low-speed management interfaces (e.g., I2C/SPI/USB) and contribute to debugging intermittent/systemic failures.
  • Run stress testing (extended runtime, temperature cycling) and document results with clear pass/fail and anomaly notes.
  • Support DVT execution in lab and chamber environments, including setup, instrumentation, and day-to-day test operations.
  • Execute and triage system-level test failures; gather data, isolate suspects, and work with the Principal DVT Lead to drive RCAs.
  • Support validation that spans electrical + mechanical + thermal interactions (e.g., cooling loop behavior, thermal limits, optics/power interactions).
  • Assist with integrating diagnostics/software hooks into DVT workflows (logging, scripts, data capture) to improve throughput and repeatability.
  • Build and maintain benchtop and rack-level test setups (instrumentation, cabling, fixtures) to enable repeatable validation runs.
  • Execute unit, subassembly, and system tests; capture data and logs; summarize results in concise reports and bug write-ups.
  • Operate lab instruments (oscilloscopes, logic analyzers, power supplies/analyzers, DC electronic loads) safely and effectively.
  • Maintain good test hygiene: calibration awareness, configuration control, and clear labeling/documentation of setups.
  • Perform structured triage and fault isolation on hardware issues found during DVT; reproduce, reduce, and characterize failure modes.
  • Work with EE/ME/FW/Diagnostics teams to close issues; verify fixes through re-test and data comparison.
  • Contribute to improving test coverage by identifying missing checks and proposing instrumentation/DFT improvements.
  • Use scripting (Python or similar) to automate test steps and data collection where appropriate.
  • Help improve logging, result parsing, and reporting so DVT results are easy to interpret and compare across builds.
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service