Digital IC Design Staff Engineer

Marvell Technology-posted 3 months ago
$105,470 - $158,000/Yr
Mid Level
Santa Clara, CA
5,001-10,000 employees
Resume
Match Score
Upload and Match ResumeTrack Jobs with Teal

As a Digital IC Design Staff Engineer with Marvell, you’ll be a member of the Central Engineering business group. If you picture Marvell as a wheel, Central Engineering is the center hub providing IP to be used by all the other spokes on that wheel, including Automotive, Storage, Security, and Networking. You’ll be part of a digital team of about eight people making a big impact on this organization, working on ultra-dense and performance Static Random Access Memory (SRAM) memory compilers.

  • Design and integrate IPs for System-on-Chip SoC solutions using state-of-art IC design methodologies, clock domain crossing (CDC)-based design and application-specific integrated circuit (ASIC) design flows.
  • Perform RTL coding and functional verification of design on block and system level using Verilog and hardware description language (HDL).
  • Perform synthesis and timing closure.
  • Analyze and develop the functionality of IC design by utilizing the knowledge of logic design and related very-large-scale integration (VLSI) architecture, SCAN/design for testing (DFT) methodology, and test patterns.
  • Provide design documentation, description and requirements to Application Engineers, Test Engineers, and/or customers.
  • Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 3-5 years of related professional experience.
  • Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 2-3 years of experience.
  • Proficiency in RTL design, Verilog and/or SystemVerilog.
  • Experience with synthesis tools such as Synopsys Design Compiler.
  • Knowledge of Clock Domain Crossing.
  • Scripting/programming language proficiency with at least one of the following: PERL, Python, TCL, C/C++.
  • Experience with STA and timing closure.
  • Familiarity with lower power design techniques.
  • Flexible time off
  • 401k
  • Year-end shutdown
  • Floating holidays
  • Paid time off to volunteer
Track Jobs with Teal

Job Search Resources

•
AI Resume Builder
•
RF Design Engineer Resume Examples
•
Cover Letter Examples

Tools

Career Hubs

Guides

Company

© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service