Marvell Technology-posted 3 months ago
$27 - $53/Yr
Intern
Boise, ID
5,001-10,000 employees

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. The Design Verification Engineering Intern within the Boise Design Center will be a member of the verification team responsible for the verification of our complex SOCs. Responsibilities may include writing and executing verification plans, developing tests and running simulations, debugging failures and working with other team members to resolve issues. You will gain experience using leading edge EDA tools and methodologies as well as the opportunity to work and learn alongside some of the most talented engineers in the industry.

  • Writing and executing verification plans
  • Developing tests and running simulations
  • Debugging failures
  • Working with other team members to resolve issues
  • Currently pursuing a BS degree in Electrical/Computer Engineering
  • 0-1 years of previous experience
  • Familiarity with System Verilog, preferably UVM
  • Experience with scripting language such as Python or Perl
  • Familiarity with EDA Verification tools
  • Good understanding of Object-Oriented Design principles
  • Good understanding of Linux O.S.
  • Medical, dental and vision coverage
  • Perks and discount programs
  • Wellness & mental health support including coaching and therapy
  • Paid holidays
  • Paid volunteer days
  • Paid sick time
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service