Design Verification Engineer

Altera • San Jose, CA

1d

About The Position

About Altera Altera is a global leader in programmable logic solutions, delivering cutting-edge FPGA, SoC FPGA, and adaptive compute technologies that enable innovation across data centers, communications, automotive, aerospace, and industrial markets. Our culture emphasizes technical excellence, collaboration, and continuous innovation to solve the world’s most complex design challenges. Position Overview Altera is seeking a Design Verification Engineer to provide technical leadership and hands-on expertise in the verification of complex FPGA and SoC designs. This individual will play a critical role in defining verification strategies, driving methodology adoption, and ensuring the functional correctness and quality of next-generation programmable logic products. The ideal candidate is a recognized technical authority in design verification with a proven track record of delivering high-quality silicon.

Requirements

• 12+ years of hands-on Design Verification experience in FPGA, ASIC, or SoC development environments
• Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field (Master’s or PhD preferred)
• Expert-level proficiency in SystemVerilog and industry-standard verification methodologies (UVM)
• Strong experience developing constrained-random, coverage-driven verification environments
• Deep understanding of digital design fundamentals, RTL design concepts, and verification signoff criteria
• Experience with industry-standard EDA simulation, debug, and coverage tools
• Proven ability to lead technically complex verification efforts and influence design and verification strategy

Nice To Haves

• Experience verifying FPGA architectures, programmable logic fabrics, or high-speed IP (e.g., PCIe, Ethernet, DDR, SerDes)
• Hands-on experience with assertion-based verification and/or formal verification techniques
• Familiarity with hardware/software co-verification and embedded firmware interactions
• Experience supporting post-silicon validation and debug
• Prior experience in a technical lead or principal-level role within a semiconductor organization

Responsibilities

• Serve as a technical leader for design verification efforts across complex FPGA, SoC FPGA, and IP-level designs
• Define, architect, and drive end-to-end verification strategies, plans, and methodologies for large-scale designs
• Develop and maintain advanced SystemVerilog/UVM-based verification environments, testbenches, checkers, and coverage models
• Collaborate closely with architecture, RTL design, firmware, and software teams from pre-architecture through post-silicon validation
• Lead debug and root-cause analysis of complex functional issues at block, subsystem, and full-chip levels
• Drive verification signoff using functional coverage, code coverage, assertions, and formal verification where applicable
• Mentor and technically guide senior and junior verification engineers, influencing best practices across teams
• Evaluate and introduce new verification technologies, tools, and methodologies to improve quality and productivity
• Partner with cross-functional stakeholders to ensure alignment on requirements, schedules, and quality metrics

What This Job Offers

• Job Type: Full-time
• Career Level: Mid Level