In this role, you will ensure silicon correctness through UVM-based environments, formal methods, and emulation. You’ll collaborate with machine learning research engineers, verification engineers, and physical design teams to develop next-generation simulation engines for edge conditions and corner cases to guarantee robustness.