Design Readiness Engineer

Micron Technology
98d

About The Position

As a DRAM Design Readiness Engineer Intern, you will contribute to the validation of new DRAM designs, root cause analysis of silicon bugs, and development of advanced testing strategies. This role offers exposure to ground breaking DRAM technologies and multi-functional collaboration aimed at delivering best-in-class memory solutions.

Requirements

  • Currently pursuing a degree in Electrical Engineering, Computer Engineering, or a related field.
  • Strong understanding of digital circuit design and validation principles.
  • Analytical approach with attention to detail and problem-solving skills.
  • Ability to work collaboratively across engineering fields.
  • Excellent communication and documentation skills.

Nice To Haves

  • Experience with DRAM architecture or semiconductor validation workflows.
  • Familiarity with characterization techniques and HMV trim solutions.
  • Exposure to silicon debug tools and methodologies.
  • Interest in innovation and continuous improvement in testing strategies.
  • Prior internship or project experience in memory design or validation.

Responsibilities

  • Drive alignment between DRAM design and validation, focusing on root cause analysis to prevent recurrence of known circuit bugs.
  • Collaborate with Design, Verification, and Validation teams to implement corrective actions.
  • Ensure DRAM silicon performance meets manufacturing and design requirements.
  • Validate system-level I/O margin for current and future DRAM products.
  • Develop new testing strategies to improve efficiency and effectiveness of DRAM specification validation.

Benefits

  • Choice of medical, dental and vision plans.
  • Benefit programs that help protect your income if you are unable to work due to illness or injury.
  • Paid family leave.
  • Robust paid time-off program.
  • Paid holidays.
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service