About The Position

Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Do you want join us in these pursuits? Join us to help deliver the next groundbreaking Apple product! As a CPU Physical Electrical Analysis Engineer, you will be driving the block and top level analysis of high performance processor projects in the EMIR/SIGEM/Reliability spheres.• Drive block and top-level EMIR/electrical verification closure Work on power grid design, construction, and implementation using existing infrastructures and where necessary, creating custom solutions in PNR tool environment Work multi-functionally with CAD/EDA vendors to ensure fidelity of analysis results with methodology teams to cover unique use cases, with implementation teams to drive design and sign-off closure, and with the SOC level teams to meet IP delivery quality and scheduleExperience implementing high-performance and low-power VLSI designs Experience with SAPR/PNR design flow infrastructure Understanding of challenges related to latest deep sub-micron technology Produce impactful design fixes and automate wherever possible, spanning multiple tool domains in physical construction and analysis Working knowledge of industry standard tools like Apache Redhawk and Cadence Voltus as well as PNR implementation, layout tools, verification, and STA Strong communication and presentation skills to regularly summarize the state of the design and drive design convergence across multiple blocks and teams in a timely fashionArray

Requirements

  • Experience implementing high-performance and low-power VLSI designs
  • Experience with SAPR/PNR design flow infrastructure
  • Understanding of challenges related to latest deep sub-micron technology
  • Produce impactful design fixes and automate wherever possible, spanning multiple tool domains in physical construction and analysis
  • Working knowledge of industry standard tools like Apache Redhawk and Cadence Voltus as well as PNR implementation, layout tools, verification, and STA
  • Strong communication and presentation skills to regularly summarize the state of the design and drive design convergence across multiple blocks and teams in a timely fashion

Responsibilities

  • Drive block and top-level EMIR/electrical verification closure
  • Work on power grid design, construction, and implementation using existing infrastructures and where necessary, creating custom solutions in PNR tool environment
  • Work multi-functionally with CAD/EDA vendors to ensure fidelity of analysis results with methodology teams to cover unique use cases, with implementation teams to drive design and sign-off closure, and with the SOC level teams to meet IP delivery quality and schedule

Stand Out From the Crowd

Upload your resume and get instant feedback on how well it matches this job.

Upload and Match Resume

What This Job Offers

Job Type

Full-time

Industry

Computer and Electronic Product Manufacturing

Education Level

No Education Listed

Number of Employees

5,001-10,000 employees

© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service