Cellular Validation Engineer

TEKsystemsSan Diego, CA
Onsite

About The Position

As a Cellular RFIC Validation Engineer, you will support the bring‑up, characterization, and release of cellular transceiver system‑on‑chips (SoCs). This is a hands‑on laboratory role, requiring daily work with physical hardware across the complete RFIC validation lifecycle—from initial silicon bring‑up through optimization for automated test equipment (ATE) and platform‑level testing. You will collaborate closely with senior engineers and cross‑functional partners to validate RF performance, debug complex issues, and prepare chipsets for production readiness.

Requirements

  • python
  • electromagnetic/circuit simulation tools
  • Rf design
  • Validation
  • run tests
  • C/C++ scripting
  • Radio frequency
  • Experience supporting ATE engineers or exposure to mass production test environments
  • BSEE or MSEE/Higher, or equivalent education.
  • Coursework or experience in RF design, wireless communications, EM, or circuits.

Nice To Haves

  • Familiarity with DSP concepts: channel decimation, up/down sampling, equalization, noise and DC removal
  • AI/ML applied to RF validation -- pattern recognition, failure mode prediction, test optimization
  • MATLAB or C++ for test automation or signal processing
  • Modern software practices: version control, CI/CD, containerization
  • MS in Electrical Engineering or Computer Engineering
  • coursework in RF/Microwave Engineering, Analog/Mixed-Signal Design, DSP, or Machine Learning

Responsibilities

  • Supporting IC design verification and chipset bring-up alongside senior engineers and DRIs
  • Executing block-level characterization across transmitter, receiver, PLL, DSP, and data converter components
  • Developing and maintaining Python test scripts for device control, bench automation, and data analysis
  • Building performance lookup tables across gain settings and circuit combinations to validate metrics including intermod, EVM, power, and IQ calibration
  • Characterizing RF performance across operating conditions and identifying marginal or failure points through data mining
  • Contributing to chipset optimization and preparing releases for platform-level and ATE testing
  • Supporting ATE engineers during production transition as needed
  • Collaborating with circuit designers and system integration engineers on debug and root cause analysis

Benefits

  • Medical, dental & vision
  • Critical Illness, Accident, and Hospital
  • 401(k) Retirement Plan – Pre-tax and Roth post-tax contributions available
  • Life Insurance (Voluntary Life & AD&D for the employee and dependents)
  • Short and long-term disability
  • Health Spending Account (HSA)
  • Transportation benefits
  • Employee Assistance Program
  • Time Off/Leave (PTO, Vacation or Sick Leave)
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service