Broadcom-posted about 1 year ago
$141,000 - $225,000/Yr
Full-time • Senior
San Jose, CA
Computer and Electronic Product Manufacturing

The ASIC RTL Design Engineer at Broadcom is responsible for collaborating with system architects to define microarchitecture, designing and developing RTL based on that architecture, and working closely with verification teams to ensure the design meets specifications. The role involves running various design checks, developing timing constraints, and performing synthesis, while also collaborating with teams across different functions such as emulation, DFT, and physical design.

  • Work with the system architect to define micro architecture of a design
  • Design and develop RTL based on the microarchitecture
  • Work with verification team to verify the design
  • Run CDC, lint etc. on the design
  • Develop timing constraints for the design and perform synthesis
  • Collaborate with other teams including emulation, DFT and physical design
  • Run performance analysis on the design
  • Design and integrate different IP in the subsystem
  • Bachelors degree in Electrical or Computer Engineering and 12+ years of related experience or Masters degree in Electrical or Computer Engineering and 10+ years of related experience or PhD and 7+ years of related experience
  • Experience in micro-architecture development, RTL design, front-end flows (Lint, CDC, etc.), synthesis/FV/STA
  • Strong domain knowledge of clocking structure
  • Experience with high-speed protocols like HBM/DDR/PCIE/NOC would be a plus
  • Having SystemC knowledge is a plus
  • Experience in protocols like AHB/AXI/CHI is desired
  • Should be able to work with teams across multiple locations and time zones
  • Medical, dental and vision plans
  • 401(K) participation including company matching
  • Employee Stock Purchase Program (ESPP)
  • Employee Assistance Program (EAP)
  • Company paid holidays
  • Paid sick leave and vacation time
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service