ASIC/FPGA Design Engineer (SMES)

L3Harris TechnologiesCamden, NJ
96d$111,515 - $151,500

About The Position

L3Harris is dedicated to recruiting and developing high-performing talent who are passionate about what they do. Our employees are unified in a shared dedication to our customers' mission and quest for professional growth. L3Harris provides an inclusive, engaging environment designed to empower employees and promote work-life success. Fundamental to our culture is an unwavering focus on values, dedication to our communities, and commitment to excellence in everything we do. L3Harris Technologies is the Trusted Disruptor in the defense industry. With customers' mission-critical needs always in mind, our employees deliver end-to-end technology solutions connecting the space, air, land, sea and cyber domains in the interest of national security. Job Title: ASIC/FPGA Design Engineer (SMES) Job Code: 26283 Job Location: Camden, NJ Schedule: 9/80 Regular with every other Friday off Are you ready to take your engineering career to the next level and be a part of something truly extraordinary? Join our trailblazing team in the Philadelphia metro area, where you'll dive into the thrilling world of high-assurance encryption products and programs that are pivotal to national defense. Our rapidly expanding business is not just growing—it's exploding with opportunities for innovation and impact in network and tactical encryption products and systems. Imagine working on the front lines of technology, developing state-of-the-art solutions that safeguard our nation's security. You'll collaborate with some of the brightest minds in the industry, in an environment that champions creativity and excellence. If you're passionate about tackling complex challenges and eager to contribute to groundbreaking projects that make a real difference to our warfighters, citizens, and nation; this is your chance to shine. Apply now and embark on this exhilarating journey with us, shaping the future of defense technology!

Requirements

  • BSEE, MSEE Preferred.
  • 5+ year's equivalent experience developing, implementing, and verification of high-performance communications/networking ASIC/FPGA products.
  • Experience mapping algorithms and standards (Ethernet, TCP/IP, AXI) to hardware and architecture/system design tradeoffs.
  • Proficient with CDC, RDC. Formal EDA.
  • Proficient in VHDL.
  • Proficient with Synthesis/PAR: SDC, Synopsys Synplify, Vivado
  • Strong logic/board debug, and analytical skills.
  • Experience with project leadership and EVM
  • Excellent written, verbal, and presentation skills.
  • Active SECRET Clearance Preferred

Nice To Haves

  • Proficiency in C++ (OOP)
  • Proficiency with Xilinx MPSOC design with writing/debugging with SDKs, BSPs on bare metal/PetaLinux OS.
  • Knowledge of PCIe, NVMe, USB protocols.
  • Experience with High level synthesis (Xilinx Vivado HLS, AND/OR Mentor Calypto)

Responsibilities

  • Responsible for deriving engineering specifications from system requirements and developing detailed architecture
  • Execute design (RTL AND/OR HLS (C++ to RTL)) and RTL quality (RDC, CDC, Formal, Lint)
  • Generate test plans
  • Perform module level verification, synthesis/STA, Lab debug, SW driven validation on Linux based SOC evaluation boards
  • Silicon/FPGA bring up, characterization and production ramp/support/collateral

Benefits

  • Health and disability insurance
  • 401(k) match
  • Flexible spending accounts
  • EAP
  • Education assistance
  • Parental leave
  • Paid time off
  • Company-paid holidays

Stand Out From the Crowd

Upload your resume and get instant feedback on how well it matches this job.

Upload and Match Resume

What This Job Offers

Job Type

Full-time

Career Level

Mid Level

Industry

Transportation Equipment Manufacturing

Education Level

Master's degree

© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service