ASIC Design/Verification Engineer

Carlton National Resources, Inc.Wakefield, MA
71d

About The Position

We are looking for an experienced ASIC Design/Verification Engineer with extensive expertise in design verification. Proficiency in HDL (VHDL/Verilog) and HVL (SystemVerilog), along with experience in SystemVerilog Assertions (SVA) and UVM, is essential.

Requirements

  • 9+ years of experience in ASIC verification.
  • Expertise in HDL and HVL languages, SystemVerilog Assertions, and UVM.
  • Knowledge of industry-standard interfaces.

Nice To Haves

  • Proficiency in scripting languages.
  • Strong communication skills for collaborative verification efforts.

Responsibilities

  • Verify ASIC designs using VHDL/Verilog and SystemVerilog with coverage-driven methodologies.
  • Implement SystemVerilog Assertions (SVA) and use UVM for thorough verification.
  • Develop and monitor verification plans, refining strategies as necessary.
  • Use scripting (Tcl, Python, Perl) to streamline verification workflows.
  • Collaborate with design engineers to debug and ensure quality.

Stand Out From the Crowd

Upload your resume and get instant feedback on how well it matches this job.

Upload and Match Resume

What This Job Offers

Job Type

Full-time

Career Level

Mid Level

Industry

Professional, Scientific, and Technical Services

Education Level

No Education Listed

Number of Employees

51-100 employees

© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service