ASIC Design Efficiency Engineer

NVIDIADurham, NC
1d

About The Position

We are now looking for an ASIC Design Efficiency Engineer! NVIDIA is seeking extraordinary methodology engineers to design hardware accelerators and processors on our next-generation mobile, embedded and datacenter platforms. This position offers the opportunity to have real impact in a multifaceted, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. Join our dynamic team today!

Requirements

  • Bachelors Degree in EE or CE or equivalent experience.
  • 2+ years of experience.
  • Proficiency in SystemVerilog or similar HDL.
  • You have a solid understanding of logic design and computer architecture.
  • Strong interpersonal skills are required along with the ability to work in a diverse product oriented team.

Nice To Haves

  • Pipeline processor or deep learning accelerator design/architecture experience
  • Performance verification, low power or physical (synthesis/VLSI) design experience
  • Scripting knowledge in Python/Perl

Responsibilities

  • Develop innovative HW, GPU and system designs to extend the state of the art performance and efficiency.
  • Understand the design and implementation, develop methodology and infrastructure to drive Performance, Power and Area (PPA) improvements.
  • Execute and deliver fully verified, high performance, area and power efficient RTL to achieve design targets.
  • Collaborate with architects, designers, verification and VLSI teams to craft the industries' top performing GPUs.
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service