Analog/Digital Design Engineering Intern

RambusAgoura Hills, CA
5d$25 - $50Onsite

About The Position

Rambus, a premier chip and silicon IP provider, is seeking to hire an intern for the Analog/Digital Mixed Signal of Memory Interface Chip business unit. Our team focuses on design of memory buffer semiconductor products used in high-speed memory interconnect applications. The intern will gain experience with the latest high-speed memory interface technologies used in memory and data center applications, specifically DDR5. The intern will work on-site for a 3-month period around the Summer of 2026.

Requirements

  • Strong fundamental knowledge of circuit design and analysis
  • Proficient with design tools like Virtuoso, spice/spectre simulators
  • Strongly motivated to learn and grow while working with experienced designers
  • Knowledge of packet-based protocol
  • Expertise/ understanding in digital designs
  • RTL Exp
  • Hands-on experience with complete ASIC flow is required
  • Good knowledge of Synthesis, DFT and Timing closure requirements.
  • Should have good exposure to the FPGA flow.
  • Should have exposure to verification flow and concepts
  • Bachelors / Masters degree in Electronics (Microelectronics specialization preferred)
  • The position requires good written & verbal communication skills as well a strong commitment and ability to work in cross-functional and globally dispersed teams

Nice To Haves

  • Practical knowledge of circuit design in DSM process nodes smaller than 22nm are very desirable
  • Sound knowledge of basic building blocks like bias generation, on-chip regulation, and PLL is desirable
  • Experience in designing memory interfaces such as DDR4/5 or serial links such as USB/PCIE/SATA/Display Port is desirable
  • Experience working in leading R&D and future technology development projects is desirable

Responsibilities

  • Design analog/mixed-signal circuit blocks used in Rambus products
  • Create schematics, perform simulation and analysis for critical electrical and timing parameters
  • Work with layout team to demonstrate post extraction circuit performance
  • Work with experienced designers and managers to show that circuits meet all specifications
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service