General Dynamics Mission Systems, Inc-posted 3 months ago
$132,077 - $146,523/Yr
Full-time • Mid Level
Scottsdale, AZ
5,001-10,000 employees

General Dynamics Mission Systems has an immediate opening for an Advanced ASIC FPGA Engineer located in Scottsdale, AZ. The position requires a Bachelor’s degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 5 years of relevant experience; or a Master's degree plus a minimum of 3 years of relevant experience. A Department of Defense Secret security clearance is required at the time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.

  • Responsible for definition, design, verification and documentation for ASIC and/or FPGA developments
  • Determines architecture, system simulation and detailed design approach
  • Defines module interfaces and all aspects of device design and simulation
  • Evaluates the process flow including but not limited to high level design, synthesis, place and route, timing and power utilization
  • Creates test and simulation plans that establish functional criteria
  • Verifies test results and analyzes performance
  • May also review vendor capabilities, foundry technologies, device libraries and simulation tools
  • Participates in the improvement of the ASIC/FPGA organizational processes
  • Supports the generation of technical engineering products by using the appropriate standards, processes, procedures, and tools throughout the ASIC/FPGA development life cycle
  • Contributes to the research and analysis of data, such as customer design proposal specifications, and manuals to determine feasibility of design or application
  • Selects components and equipment based on analysis of specifications and reliability
  • May provide leadership and/or direction to lower level employees
  • Independently determines approach to solutions
  • Contributes to the completion of major programs and projects
  • Plans and executes project tasks for activities described above
  • Bachelor’s degree in Electrical or Computer Engineering, or a related Science, Engineering or Mathematics field, plus a minimum of 5 years of relevant experience; or Master's degree plus a minimum of 3 years of relevant experience
  • Department of Defense Secret security clearance required at time of hire
  • U.S. citizenship required
  • Experience designing high speed interfaces and complex memory designs
  • Commitment to ongoing professional development for yourself and others
  • Requirements capture/specification
  • RTL design (VHDL or Verilog)
  • Simulation (testbenches, ModelSim/QuestaSim)
  • Synthesis (e.g., Synplify, Vivado)
  • Place and route (Vivado, Quartus)
  • Timing closure (STA, timing constraints)
  • Bitstream generation and device programming
  • Lab bring-up/debugging (e.g., ChipScope)
  • Highly competitive benefits
  • Flexible work environment where contributions are recognized and rewarded
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service