ASIC Design Verification Engineer

CiscoSan Jose, CA
$152,500 - $252,000

About The Position

The application window is expected to close on: 08/25/2026. Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received. Come join us and take part in shaping Cisco’s revolutionary solutions for data centers by designing some of the most complex chips being developed in the industry with the opportunity to get full exposure to all aspects of the systems and applications we build (Silicon, Hardware, Software, telemetry, security, etc). Our group offers a unique combination of a startup culture with the benefits of working for the leading networking company in the world! As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s revolutionary data center solutions. You’ll architect and develop DV infrastructure, create and execute comprehensive test plans, and ensure robust verification and coverage for complex chips. Your collaboration with designers, architects, and software teams will help guarantee seamless integration and optimal performance of Cisco’s hardware platforms.

Requirements

  • Bachelor's degree in electrical/computer science/computer engineering/related degree and 5+ years of related experience or Master's in electrical/computer science/computer engineering/related degree and 3+ years of related experience, or PhD in electrical/computer science/computer engineering/related degree + 0 years of related experience.
  • Prior experience in System Verilog and UVM.
  • Prior experience with ASIC design and verification processes, debugging, methodology, and tools.
  • Prior experience in verifying blocks/clusters or full chip level for ASIC.

Nice To Haves

  • Experience with Linux, C/C++, and/or Python/Perl.
  • Prior experience in emulation.
  • Post-silicon lab bring-up experience.
  • Experience in Networking.
  • Experience with Formal verification.
  • Experience with AI agents (i.e Cursor, Codex, CoPilot, etc…)

Responsibilities

  • Participate in the ASIC design verification for Cisco high-end switching products.
  • Perform end-to-end verification of design blocks and top-level
  • Develop simulation models, test plans, direct and random tests, code or functional coverage, multi-chip/system simulation, and performance analysis.
  • Construct testbenches components like scoreboard, agents, sequencers, and monitors.
  • Collaborate with the hardware, software designers, and vendors.

Benefits

  • medical, dental and vision insurance
  • a 401(k) plan with a Cisco matching contribution
  • paid parental leave
  • short and long-term disability coverage
  • basic life insurance
  • grants of Cisco restricted stock units
  • 10 paid holidays per full calendar year
  • 1 floating holiday for non-exempt employees
  • 1 paid day off for employee’s birthday
  • paid year-end holiday shutdown
  • 4 paid days off for personal wellness
  • 16 days of paid vacation time per full calendar year (non-exempt employees)
  • flexible vacation time off program (exempt employees)
  • 80 hours of sick time off provided on hire date and each January 1st thereafter
  • up to 80 hours of unused sick time carried forward
  • Additional paid time away may be requested to deal with critical or emergency issues for family members
  • Optional 10 paid days per full calendar year to volunteer
  • annual bonuses (for non-sales roles)
  • performance-based incentive pay (for sales roles)
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service